
PRODUCTNAME: HG-2828HW1525P01 VER: A



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
X01	■ INITIAL RELEASE	2008. 07. 10	
X02	 Modify definition of panel thickness Add lifetime specifications Modify D.C electrical characteristics Add panel electrical specifications Add application circuit 	2009. 04. 24	Page 5, 6, 7, 8 & 16
A01	 Transfer from X version Add the information of module weight Modify seal color (white→black) Add the packing specification 	2009. 12. 16	Page 5, 18 & 19

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	15
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	17
10. EXTERNAL DIMENSION	18
11. PACKING SPECIFICATION	19
12. APPENDIXES	20

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Hicenda . This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

Hicenda warrants that the products delivered pursuant to this specification(or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("WarrantyPeriod").Hicenda is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless,Hicenda is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : White
- Panel resolution : 128*128
- Driver IC : SSD1327
- Excellent Quick response time : 10µs
- Extremely thin thickness for best mechanism design : 1.41 mm
- High contrast : 2000:1
- Wide viewing angle : 160°
- Strong environmental resistance.
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface, I²C Interface.
- Wide range of operating temperature : -40 to 70°C
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 x 128	dot
2	Dot Size	0.19 (W) x 0.19 (H)	mm ²
3	Dot Pitch	0.21 (W) x 0.21 (H)	mm ²
4	Aperture Rate	82	%
5	Active Area	26.86 (W) x 26.86 (H)	mm ²
6	Panel Size	33.8 (W) x 36.5 (H)	mm ²
7*	Panel Thickness	1.22 ± 0.1	mm
8	Module Size	33.8 (W) x 43.7 (H) x 1.41 (T)	mm ³
9	Diagonal A/A size	1.5	inch
10	Module Weight	3.48 ± 10%	gram

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V_{CI})	-0.3	4	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	8	19	V	Ta = 25°C	IC maximum rating
Operating Temp.	-40	70	°C		U
Storage Temp	-40	85	°C		
Humidity		85	%		
Life Time	10,000	-	Hrs	100 cd/m ² , 50% checkerboard	Note (1)
Life Time	11,000	-	Hrs	90 cd/m ² , 50% checkerboard	Note (2)
Life Time	12,000	-	Hrs	80 cd/m ² , 50% checkerboard	Note (3)

Note:

(A) Under Vcc = 15V, Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100 cd/m^2 :

- Contrast setting : 0x9b
- Frame rate : 105Hz
- Duty setting : 1/128

(2) Setting of 90 cd/m^2 :

- Contrast setting : 0x77
- Frame rate : 105Hz
- Duty setting : 1/128

(3) Setting of 80 cd/m² :

- Contrast setting : 0x60
- Frame rate : 105Hz
- Duty setting : 1/128

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
Vcc	Driver power supply (for OLED panel)	-	14.5	15	15.5	V
Vci	Low voltage power supply	-	2.6	-	3.5	V
V _{OH}	High logic output level	lout=100 uA,	0.9* V _{CI}	-	V _{CI}	V
Vol	Low logic output level	lout=100uA,	0	_	0.1* V _{CI}	V
Vih	High logic input level	lout=100uA,	0.8* V _{CI}	_	Vci	V
VII	Low logic input level	lout=100uA,	0	_	0.2* V _{CI}	V
Icc	V _{CC} Supply Current	V _{CI} = 3.5V, V _{CC} = 18V, Display ON,	External V _{DD} = 2.5V	600	750	uA
		No panel attached, contrast = FF	Internal V _{DD} = 2.5V	600	750	
I _{CI}	V _{CI} Supply Current	V _{CI} = 3.5V, V _{CC} = 18V, Display ON,	External V _{DD} = 2.5V	35	50	uA
		No panel attached, contrast = FF	Internal V _{DD} = 2.5V	95	120	
		Contrast=FF	-	300	370	uA
Iseg	Segment output	Contrast=AF	-	206	-	uA
	current Setting	Contrast=7F	-	150	_	uA
	V_{CC} =18V, IREF=10uA	Contrast=3F	-	75	_	uA
		Contrast=1F	-	37.5	-	uA

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS		
Normal mode current consumption	-	32	34	mA	All pixels on		
Standby mode current consumption	-	3	4	mA	Standby mode 10% pixels on		
Normal mode power consumption	-	480	510	mW	All pixels on		
Standby mode power consumption	-	45	60	mW	Standby mode 10% pixels on		
Pixel Luminance	70	90		cd/m ²	Display Average		
Standby Luminance		20		cd/m ²			
CIEx (White)	0.24	0.28	0.32		CIE1931		
CIEy (White)	0.28	0.32	0.36		CIE1931		
Dark Room Contrast	2000:1						
Viewing Angle	160			degree			
Response Time		10		μs			

PANEL ELECTRICAL SPECIFICATIONS

Normal mode condition :


- Driving Voltage : 15V
- Contrast setting : 0x77
- Frame rate : 105Hz
- Duty setting : 1/128

Standby mode condition :


- Driving Voltage : 15V
- Contrast setting : 0x14
- Frame rate : 105Hz
- Duty setting : 1/128

7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



7.3 PIN ASSIGNMENTS


PIN NAME	PIN NO	DESCRIPTION
VSS	1	Ground.
VCC	2	Power supply for analog circuit.
VCOMH	3	Com Voltage Output. A capacitor should be connected between this pin and V_{SS} .
GPIO	4	General I/O port.
VCI	5	Power supply for logic circuit.
VDD	6	A capacitor should be connected between this pin and V_{SS} .
BS1	7	MCU bus interface selection pins.
BS2	8	MCU bus interface selection pins.
VSS	9	Ground.
IREF	10	Reference current input pin. A resistor should be connected between this pin and V _{SS} .
CS#	11	Chip select input.
RES#	12	Reset signal input. When it's low, initialization of SSD1327 is executed.
D/C	13	Data/ Command control. Pull high for write/read display data. Pull low for write command or read status.
WR#	14	MCU interface input. Data write operation is initiated when it's pull low.
RD#	15	MCU interface input. Data read operation is initiated when it's pull low.
D0	16	
D1	17	
D2	18	
D3	19	Data hus (for parallel interface)
D4	20	Data bus(for parallel interface)
D5	21	
D6	22	
D7	23	
VCC	24	Power supply for analog circuit.
VSS	25	Ground.

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x128x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. The GDDRAM address maps below tables show some examples on using the command "Set Re-map" A0h to re-map the GDDRAM. In the following tables, the lower nibble and higher nibble of D0, D1, D2 ... D8189, D8190, D8191 represent the 128x128 data bytes in the GDDRAM.

The GDDRAM map under the following condition:


- Command "Set Re-map" A0h is set to: Disable Column Address Re-map (A[0]=0) Disable Nibble Re-map (A[1]=0) Enable Horizontal Address Increment (A[2]=0) Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191



GDDRAM address map 1

The GDDRAM map under the following condition:

- Command "Set Re-map" A0h is set to: Disable Column Address Re-map (A[0]=0) Disable Nibble Re-map (A[1]=0) Enable Vertical Address Increment (A[2]=1) Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191




The GDDRAM map under the following condition:

- Command "Set Re-map" A0h is set to: Enable Column Address Re-map (A[0]=1) Enable Nibble Re-map (A[1]=1) Enable Horizontal Address Increment (A[2]=0) Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Data byte sequence: D0, D1, D2 ... D8191

GDDRAM address map 3 SEG1 SEG125 SEG127 SEG0 SEG2 SEG3 SEG124 SEG126 SEG Outputs 01 00 Column Address D62[7:4] D62[3:0] D63[7:4] D63[3:0] COM0 D1[7:4] D1[3:0] D0[7:4] D0[3:0] 00 (HEX) COM1 01 D127[7:4] D127[3:0] D126[7:4] D126[3:0] D65[7:4] D65[3:0] D64[7:4] D64[3:0 1 T ◄ COM126 7E D8127[7:4] D8127[3:0] D8126[7:4] D8126[3:0 D8065[7:4] D8065[3:0 D8064[7:4] D8064[3:0 D8191[7:4] D8191[3:0] D8190[7:4] D8190[3:0] D8129[7:4] D8129[3:0 D8128[7:4] D8128[3:0 COM127 7F Row COM Address Outputs (HEX) (Display Startline=0) Nibble re-map A[1]=1

The example in which the display start line register is set to 10h with the following condition:


- Command "Set Re-map" A0h is set to: Disable Column Address Re-map (A[0]=0) Disable Nibble Re-map (A[1]=0) Enable Horizontal Address Increment (A[2]=0) Enable COM Re-map (A[4]=1)
- Display Start Line=78h (corresponds to COM119)
- Data byte sequence: D0, D1, D2 ... D8191



The GDDRAM map under the following condition:

- Command "Set Re-map" A0h is set to: Disable Column Address Re-map (A[0]=0) Disable Nibble Re-map (A[1]=0) Enable Horizontal Address Increment (A[2]=0) Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Column Start Address=01h
- Column End Address=3Eh
- Row Start Address=01h
- Row End Address=7Eh
- Data byte sequence: D0, D1, D2 ... D7811

GDDRAM address map 5





7.5 INTERFACE TIMING CHART

Symbol	Parameter	Min	Тур	Max	Unit
t _{cvcle}	Clock Cycle Time	300		-	ns
t _{AS}	Address Setup Time	10	:=::	-	ns
t _{AH}	Address Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	40		-	ns
t _{DHW}	Write Data Hold Time	7	-	-	ns
t _{DHR}	Read Data Hold Time	20	-	-	ns
t _{oH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time	-	- 1	140	ns
t _{PWLR}	Read Low Time	150	-	-	ns
t _{pWLW}	Write Low Time	60	-	-	ns
t _{PWHR}	Read High Time	60		-	ns
t _{PWHW}	Write High Time	60	-	-	ns
t _R	Rise Time		-	15	ns
t _F	Fall Time	-	-	15	ns
t _{cs}	Chip select setup time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	20		-	ns

8080-Series MCU Parallel Interface Timing Characteristics

8080-series MCU parallel interface characteristics






8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:


- 1. Power ON V_{CI}.
- 2. After V_{CI} becomes stable, set wait time at least 1ms (t_0) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 100us (t_1)⁽⁴⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 100us (t₂). Then Power ON V_{CC} .⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t_{AF}).



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF V_{CC} .^{(1), (2), (3)}
- 3. Wait for t_{OFF}. Power OFF V_{CI}.(where Minimum t_{OFF}=80ms⁽⁵⁾, Typical t_{OFF}=100ms)






Note:

- (1) Since an ESD protection circuit is connected between V_{CI} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in above figures.
- (2) V_{CC} should be kept disable when it is OFF.
- (3) Power pins (V_{CI} , V_{CC}) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t_1 .
- (5) V_{CI} should not be Power OFF before V_{CC} Power OFF

8.2 APPLICATION CIRCUIT



Component:

- C1, C2: 4.7uF/35V(Tantalum type) or VISHAY (572D475X0025A2T)
- C3, C4: 1uF/16V(0603)
- R1: 1M ohm (0603) 1%

This circuit is for 8080 8bits interface.

8.3 COMMAND TABLE

Refer to IC Spec.: SSD1327

9. RELIABILITY TEST CONDITIONS

No.	ltems	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle < 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.


Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

10. EXTERNAL DIMENSION



11. PACKING SPECIFICATION



12. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

Contrast Ratio = Luminance of all pixels on measurement Luminance of all pixels off measurement

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle

APPENDIX 2: MEASUREMENT APPARATUS

A. LUMINANCE/COLOR COORDINATE


PHOTO RESEARCH PR-705, MINOLTA CS-100



PR-705 / MINOLTA CS-100 Color Analyzer


B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510



Westar FPM-510 Display Contrast / Response time / View angle Analyzer

C. ESD ON AIR DISCHARGE MODE



APPENDIX 3: PRECAUTIONS

A. RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.